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Abstract
Analog to Digital Convelte-,.s operating in the microwave frequency are neecled in digital
telecommunications, optical data transmission systems and real time signal processors.
The fastest ADC repolted using BìCMOS technology can operate at 650M samples per
second ancl offers 8-bit resolution. The high power dissipation is the ma,in drawback of
using bipolar silicon technology. The progress of scaling silicon devices is limited by both
the clevelopment of process technology and the fabrication equipment. Thus,, a low po\ryer'
high speed ADC using silicon technology is not possible at the present time. On the other
hand, Gallium Alsenide technology is vely promising for high frequency operation with
lower po\Mer consumption. A Gallium Arsenide ADC opelating aI 2.2 GHz has been re-
ported, howerreL it only ofiers 5-ltit resolution, which limits its use to a srnall number of
applications. Designing a high speed and high accuracy ADC using GaAs involves many
complex issues, the two majol obstacles limiting the accuracy are offset and hysteresis.
Therefore, the main objective in this resealch plogram is to aclch'ess these important issues.
Among many existing techniques of ADC design, a subranging architectule is selected
primarilv for its simplicity and high speed potential. The problem of a long sampling time
neeclecl in a conventional "input voltage sampling" scheme is eliminated by the use of a
"refelence voltage sampling" approach. MoLeover, a very simple feeclback structure and
input coupling capacitols ale acla,ptecl to perform an offset-flee conversion. In overcoming
the hysteresis proìrlems a "bootstrapping" technique is used to clamp the dlain-to-source
voltage of the transistols which are subject to hystelesis. This is normally perfolmed by
cascoding scherres fol hysteresis recluction. An ADC aimed at 8-bit and 1 GHz with a 1V
input tange and low powel consumption is designed. The optimum speed and accuracy
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compromise is achievecl by the choice of device parametels. The simulation results show
that the clesign can reach S-bit resolution at a late of 700M sarnples pel second, with
256mW power dissipation for the analog circuit. In addition, the use of small transistor
sizes makes the entir-e ADC lealisable on a 3mm by 3mm chip.
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